Memory/Problem 5

Assume having a two level memory hierarchy: a cache and a main memory, which are connected with a 32 bit wide bus. A hit in the cache can be executed within one clock cycle. At a cache miss an entire block must be replaced. This is done by sending the address (32 bits) to the memory which needs 4 clock cycles before it can send back a block by the bus. Every bus-transfer requires one clock cycle. The processor will need to wait until the entire block is in the cache. The following table shows the average miss ratio for different block sizes:

Screen Shot 2014-04-21 at 8.55.41 AM.png

If bus arbitration requires 2 clock cycles in average, which block size is the most optimal?


Miss cost tm(B) = M(B)/100 * (2 + 1 + 4 + B/4) which gives us

tm(64) = 0:010 * (2 + 1 + 64/4) = 0:23 as the smallest value --> Bopt = 64